

Amendments to the Claims:

A clean version of the entire set of pending claims (including amendments to the claims, if any) is submitted herewith per 37 CFR § 1.121(c)(3). This listing of claims will replace all prior versions, and listings, of claims in the application.

Listing of Claims:

1. (Canceled)
2. (Currently amended) ~~An~~ The integrated circuit (~~40~~) according to claim ~~[[1]]~~ 16, wherein the one or more utility values comprise one or more of supply power (Vdd), transistor threshold voltage (Vt) or clock frequency (ck).
3. (Currently amended) ~~An~~ The integrated circuit (~~40~~) according to claim 2, wherein the transistor threshold voltage is determined by a bulk voltage of ~~some transistors~~ at least one transistor in a computational island (~~30~~).
4. (Currently amended) ~~An~~ The integrated circuit (~~40~~) according to claim ~~[[1]]~~ 16, wherein the at least one working parameter comprises at least one of circuit activity, circuit delay, power supply noise, logic noise margin values, threshold voltage value, or clock frequency value.
5. (Currently amended) ~~An~~ The integrated circuit (~~40~~) according to claim ~~[[1]]~~ 16, wherein the pre-set level of performance relates to ~~any or all~~ at least one of power consumption or speed of the integrated circuit (~~40~~).
6. (Currently amended) ~~An~~ The integrated circuit (~~40~~) according to claim ~~[[1]]~~ 16, wherein each computation island (~~30~~) is ~~placed~~ located in an isolated third well of a triple-well CMOS technology.

7. (Currently amended) ~~An~~ The integrated circuit (40) according to claim [[1]] 16, ~~furthermore~~ further comprising:

at least one interface island (39) for interfacing among the plurality of computation islands (30).

8. (Currently amended) ~~An~~ The integrated circuit (40) according to claim 7, wherein at least two interface islands (39) are ~~placed~~ located in a common third well, or a substrate, of a triple-well CMOS technology.

9. (Currently amended) ~~An~~ The integrated circuit (40) according to claim [[1]] 16, wherein each of the first and second a computation island (30) furthermore comprising islands further comprises an actuator (34) for tuning ~~a~~ the at least one utility value in a monitored utility value-regulating closed-loop system.

10. (Currently amended) ~~An~~ The integrated circuit (40) according to claim [[1]] 16, wherein each of the first and second a computation island (30) furthermore comprising islands further comprises a local ~~monitoring means (38)~~ monitor for monitoring local working parameters ~~of the computation island (30)~~.

11. (Canceled)

12. (Currently amended) ~~A~~ The method according to claim [[11]] 17, wherein the ~~one or more utility values comprise~~ at least one utility value comprises one or more of supply power (Vdd), transistor threshold voltage (Vt) or clock frequency (ck).

13. (Currently amended) ~~A~~ The method according to claim [[11]] 17, wherein the at least one working parameter comprises at least one of circuit activity, circuit delay, power supply noise, logic noise margin values, threshold voltage value, or clock frequency value.

14. (Currently amended) ~~A~~ The method according to claim ~~[[11]]~~ 17, wherein the pre-set level of performance relates to ~~any or all~~ at least one of power consumption or speed of the integrated circuit ~~(40)~~.

15. (Currently amended) ~~A~~ The method according to claim ~~[[11]]~~ 17, wherein the integrated circuit ~~(40)~~ is designed based on utility values different from ~~their~~ nominal values.

16. (New) An integrated circuit, comprising:
a plurality of computation islands operating at one or more utility values, at least one utility value of a first computation island of the plurality of computation islands being different from a corresponding at least one utility value of a second computation island of the plurality of computation islands; and
a global monitor configured to monitor at least one working parameter related to a working condition of the integrated circuit,
wherein each of the first and second computation islands comprises a local controller for independently tuning the corresponding at least one utility value based on the monitored at least one working parameter, the local controller communicating with a global controller to obtain a pre-set level of performance of the integrated circuit.

17. (New) A method for real-time tuning of at least one utility value of an integrated circuit, comprising a plurality of computation islands operating at one or more utility values, each of the computation islands comprising a local controller for independently tuning the at least one utility value for the computation island, the method comprising:

monitoring at least one working parameter related to a working condition of the integrated circuit;

independently tuning the at least one utility value for at least one computation island of the plurality of computation islands using the corresponding local controller, based on the monitored at least one working parameter; and

controlling each local controller of each computation island using a global controller to obtain a pre-set level of performance of the integrated circuit.

18. (New) An integrated circuit, comprising:

a first computation island having a first value of a utility value, the first computation island comprising a first local controller and a first actuator;

a second computation island having a second value of the utility value, the second computation island comprising a second local controller and a second actuator, the second computation island being isolated from the first computation island;

an interface island for interfacing the first and second computation islands;

a global monitor configured to monitor a working parameter related to a working condition of the integrated circuit; and

a global controller configured to determine a range of the utility value for each of the first computation island and the second computation island based on the monitored working parameter,

wherein each of the first and second local controllers obtains a pre-set level of performance of the integrated circuit from the global controller and independently tunes the utility value within the range of the utility value based on the monitored at least one working parameter.